aboutsummaryrefslogtreecommitdiff
path: root/asm/lib.rs
diff options
context:
space:
mode:
authorGravatar Adam Greig <adam@adamgreig.com> 2020-12-02 14:09:33 +0000
committerGravatar Adam Greig <adam@adamgreig.com> 2020-12-02 14:18:24 +0000
commit3b184eaa0abf147d607f918985bdffd6abe31a51 (patch)
treea6d563deedb3abb80fdbe9426d7cda310b8569fd /asm/lib.rs
parent3a3a812f53d9bb66f3fe042a514f813734eac4c6 (diff)
downloadcortex-m-3b184eaa0abf147d607f918985bdffd6abe31a51.tar.gz
cortex-m-3b184eaa0abf147d607f918985bdffd6abe31a51.tar.zst
cortex-m-3b184eaa0abf147d607f918985bdffd6abe31a51.zip
asm.bootstrap: only set CONTROL.SPSEL, mark as divergent
Diffstat (limited to 'asm/lib.rs')
-rw-r--r--asm/lib.rs4
1 files changed, 2 insertions, 2 deletions
diff --git a/asm/lib.rs b/asm/lib.rs
index b956d8b..fc8ddc8 100644
--- a/asm/lib.rs
+++ b/asm/lib.rs
@@ -69,11 +69,11 @@ shims! {
fn __psp_r() -> u32;
fn __psp_w(val: u32);
fn __sev();
- fn __udf();
+ fn __udf() -> !;
fn __wfe();
fn __wfi();
fn __sh_syscall(nr: u32, arg: u32) -> u32;
- fn __bootstrap(msp: u32, rv: u32);
+ fn __bootstrap(msp: u32, rv: u32) -> !;
}
// v7m *AND* v8m.main, but *NOT* v8m.base