aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorGravatar bors[bot] <26634292+bors[bot]@users.noreply.github.com> 2020-06-19 19:47:52 +0000
committerGravatar GitHub <noreply@github.com> 2020-06-19 19:47:52 +0000
commitb70c25a9b887fc19ce94a9789a34c1a036186c76 (patch)
treeaaa5c3787403e6543b98dfa179fe5062649f249e
parent5e757166a80047fbbb7fe5748d8eefc13d81d57c (diff)
parent34742da5a6688add381e94038507f9c3f6f9d37d (diff)
downloadcortex-m-b70c25a9b887fc19ce94a9789a34c1a036186c76.tar.gz
cortex-m-b70c25a9b887fc19ce94a9789a34c1a036186c76.tar.zst
cortex-m-b70c25a9b887fc19ce94a9789a34c1a036186c76.zip
Merge #231
231: Correct the documentation for the `SCB::set_pendst` function r=jonas-schievink a=PTaylor-FluenTech Co-authored-by: Peter Taylor <PTaylor@FluenTech.info>
-rw-r--r--src/peripheral/scb.rs2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/peripheral/scb.rs b/src/peripheral/scb.rs
index 940809e..733a3ec 100644
--- a/src/peripheral/scb.rs
+++ b/src/peripheral/scb.rs
@@ -877,7 +877,7 @@ impl SCB {
}
}
- /// Set the PENDSTCLR bit in the ICSR register which will clear a pending SysTick interrupt
+ /// Set the PENDSTSET bit in the ICSR register which will pend a SysTick interrupt
#[inline]
pub fn set_pendst() {
unsafe {