diff options
author | 2017-07-21 21:36:14 -0500 | |
---|---|---|
committer | 2017-07-21 21:37:18 -0500 | |
commit | ee15706c387497e20ad1eb3d95bcc3e22a92341c (patch) | |
tree | 21f1306aae94f63aaf9f88b2e887054aabe7a205 | |
parent | 8c3fb0e7cd30a8a29589808fa336bf2c24b55250 (diff) | |
download | cortex-m-ee15706c387497e20ad1eb3d95bcc3e22a92341c.tar.gz cortex-m-ee15706c387497e20ad1eb3d95bcc3e22a92341c.tar.zst cortex-m-ee15706c387497e20ad1eb3d95bcc3e22a92341c.zip |
v0.3.5
-rw-r--r-- | cortex-m-rt/CHANGELOG.md | 5 | ||||
-rw-r--r-- | cortex-m-rt/Cargo.toml | 2 | ||||
-rw-r--r-- | cortex-m-rt/src/lib.rs | 1 |
3 files changed, 6 insertions, 2 deletions
diff --git a/cortex-m-rt/CHANGELOG.md b/cortex-m-rt/CHANGELOG.md index b210b23..a6026cc 100644 --- a/cortex-m-rt/CHANGELOG.md +++ b/cortex-m-rt/CHANGELOG.md @@ -7,6 +7,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/). ## [Unreleased] +## [v0.3.5] - 2017-07-21 + ### Fixed - Remove duplication of default exception handlers. This saves 32 bytes of Flash @@ -164,7 +166,8 @@ section size addr Initial release -[Unreleased]: https://github.com/japaric/cortex-m-rt/compare/v0.3.4...HEAD +[Unreleased]: https://github.com/japaric/cortex-m-rt/compare/v0.3.5...HEAD +[v0.3.5]: https://github.com/japaric/cortex-m-rt/compare/v0.3.4...v0.3.5 [v0.3.4]: https://github.com/japaric/cortex-m-rt/compare/v0.3.3...v0.3.4 [v0.3.3]: https://github.com/japaric/cortex-m-rt/compare/v0.3.2...v0.3.3 [v0.3.2]: https://github.com/japaric/cortex-m-rt/compare/v0.3.1...v0.3.2 diff --git a/cortex-m-rt/Cargo.toml b/cortex-m-rt/Cargo.toml index 97ab921..731c479 100644 --- a/cortex-m-rt/Cargo.toml +++ b/cortex-m-rt/Cargo.toml @@ -7,7 +7,7 @@ keywords = ["arm", "cortex-m", "runtime", "startup"] license = "MIT OR Apache-2.0" name = "cortex-m-rt" repository = "https://github.com/japaric/cortex-m-rt" -version = "0.3.4" +version = "0.3.5" [dependencies] cortex-m = "0.3.0" diff --git a/cortex-m-rt/src/lib.rs b/cortex-m-rt/src/lib.rs index 2968252..bc9572f 100644 --- a/cortex-m-rt/src/lib.rs +++ b/cortex-m-rt/src/lib.rs @@ -398,6 +398,7 @@ PENDSV = DEFAULT_HANDLER SYS_TICK = DEFAULT_HANDLER "#); +#[cfg(target_arch = "arm")] extern "C" { fn NMI(); fn HARD_FAULT(); |