aboutsummaryrefslogtreecommitdiff
path: root/src/peripheral/mod.rs
diff options
context:
space:
mode:
authorGravatar Jorge Aparicio <jorge@japaric.io> 2017-06-30 12:56:45 -0500
committerGravatar Jorge Aparicio <jorge@japaric.io> 2017-06-30 12:56:45 -0500
commitc9604220201f7c85f6b6fa07a3698552d2e3a281 (patch)
tree3d088e6382b27104a63e8f9ef547a7a1d3c7c4ac /src/peripheral/mod.rs
parent75c1148cd9f5fe7e10ce0c7e1e691185dd92c060 (diff)
downloadcortex-m-c9604220201f7c85f6b6fa07a3698552d2e3a281.tar.gz
cortex-m-c9604220201f7c85f6b6fa07a3698552d2e3a281.tar.zst
cortex-m-c9604220201f7c85f6b6fa07a3698552d2e3a281.zip
unbreak test
Diffstat (limited to 'src/peripheral/mod.rs')
-rw-r--r--src/peripheral/mod.rs4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/peripheral/mod.rs b/src/peripheral/mod.rs
index deb6e0f..b9a3e0a 100644
--- a/src/peripheral/mod.rs
+++ b/src/peripheral/mod.rs
@@ -28,7 +28,7 @@ pub const DWT: Peripheral<DWT> = unsafe { Peripheral::new(0xE000_1000) };
pub const FPB: Peripheral<FPB> = unsafe { Peripheral::new(0xE000_2000) };
/// Floating Point Unit
-#[cfg(has_fpu)]
+#[cfg(any(has_fpu, test))]
pub const FPU: Peripheral<FPU> = unsafe { Peripheral::new(0xE000_EF30) };
/// Instrumentation Trace Macrocell
@@ -239,7 +239,7 @@ pub struct FPB {
}
/// FPU register block
-#[cfg(has_fpu)]
+#[cfg(any(has_fpu, test))]
#[repr(C)]
pub struct FPU {
reserved: u32,