diff options
author | 2018-05-11 17:04:05 +0200 | |
---|---|---|
committer | 2018-05-11 17:09:36 +0200 | |
commit | 93abfac2a7e092d739e3e9b61bcd4f8614541428 (patch) | |
tree | 716486743e0fb0de56b5a9ed05e2af57e80a627d /src/peripheral/syst.rs | |
parent | b098b6af6aa48826aa1471ba3359a42d6d3e059a (diff) | |
download | cortex-m-93abfac2a7e092d739e3e9b61bcd4f8614541428.tar.gz cortex-m-93abfac2a7e092d739e3e9b61bcd4f8614541428.tar.zst cortex-m-93abfac2a7e092d739e3e9b61bcd4f8614541428.zip |
stable by default, remove exception module, add SCB.vect_active, ..
tweak Exception enum to match CMSIS names, document the parts of the API that require opting into
`"inline-asm"`.
Diffstat (limited to 'src/peripheral/syst.rs')
-rw-r--r-- | src/peripheral/syst.rs | 5 |
1 files changed, 1 insertions, 4 deletions
diff --git a/src/peripheral/syst.rs b/src/peripheral/syst.rs index ddffcde..ecefaea 100644 --- a/src/peripheral/syst.rs +++ b/src/peripheral/syst.rs @@ -153,9 +153,7 @@ impl SYST { /// Sets clock source pub fn set_clock_source(&mut self, clk_source: SystClkSource) { match clk_source { - SystClkSource::External => unsafe { - self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) - }, + SystClkSource::External => unsafe { self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) }, SystClkSource::Core => unsafe { self.csr.modify(|v| v | SYST_CSR_CLKSOURCE) }, } } @@ -168,5 +166,4 @@ impl SYST { pub fn set_reload(&mut self, value: u32) { unsafe { self.rvr.write(value) } } - } |