aboutsummaryrefslogtreecommitdiff
path: root/src/shared/perfcnt/intel/description.rs
diff options
context:
space:
mode:
authorGravatar Gerd Zellweger <mail@gerdzellweger.com> 2017-11-14 11:33:47 +0100
committerGravatar GitHub <noreply@github.com> 2017-11-14 11:33:47 +0100
commit3be39d1c4346ec39af572b12784b21bd60bebf2c (patch)
tree24122135848ff723d2d39255dfbec2861ab1ed59 /src/shared/perfcnt/intel/description.rs
parent2b6d77154f01e835d32d44c2e7f05c54b01f901a (diff)
parent4f1d9fce9ffae8d613e651322532faa989bb3f8e (diff)
downloadrust-x86-3be39d1c4346ec39af572b12784b21bd60bebf2c.tar.gz
rust-x86-3be39d1c4346ec39af572b12784b21bd60bebf2c.tar.zst
rust-x86-3be39d1c4346ec39af572b12784b21bd60bebf2c.zip
Merge pull request #36 from ColinFinck/cr4-xcr0
Add missing flags for CR4 and add functions to read and write the Extended Control Register XCR0
Diffstat (limited to 'src/shared/perfcnt/intel/description.rs')
0 files changed, 0 insertions, 0 deletions