aboutsummaryrefslogtreecommitdiff
path: root/src/peripheral/dwt.rs
diff options
context:
space:
mode:
authorGravatar Mara Bos <m-ou.se@m-ou.se> 2019-10-29 08:06:13 +0100
committerGravatar Mara Bos <m-ou.se@m-ou.se> 2019-10-29 09:40:13 +0100
commitab7ed074d3ad4bb4d9250774e7ec9ba5fc506e1d (patch)
tree7ace8e459d35ef726575fcc53d2fd4828ced4640 /src/peripheral/dwt.rs
parentf505673246117276ecfab692e4b1303dc7496d32 (diff)
downloadcortex-m-ab7ed074d3ad4bb4d9250774e7ec9ba5fc506e1d.tar.gz
cortex-m-ab7ed074d3ad4bb4d9250774e7ec9ba5fc506e1d.tar.zst
cortex-m-ab7ed074d3ad4bb4d9250774e7ec9ba5fc506e1d.zip
Make clippy happy, again.
Diffstat (limited to 'src/peripheral/dwt.rs')
-rw-r--r--src/peripheral/dwt.rs2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/peripheral/dwt.rs b/src/peripheral/dwt.rs
index 1f7655a..bd7b3ff 100644
--- a/src/peripheral/dwt.rs
+++ b/src/peripheral/dwt.rs
@@ -82,6 +82,6 @@ impl DWT {
#[cfg(not(armv6m))]
pub fn unlock() {
// NOTE(unsafe) atomic write to a stateless, write-only register
- unsafe { (*Self::ptr()).lar.write(0xC5ACCE55) }
+ unsafe { (*Self::ptr()).lar.write(0xC5AC_CE55) }
}
}