aboutsummaryrefslogtreecommitdiff
path: root/src/peripheral
diff options
context:
space:
mode:
authorGravatar Dario Nieuwenhuis <dirbaio@dirbaio.net> 2023-02-26 23:43:12 +0100
committerGravatar Dario Nieuwenhuis <dirbaio@dirbaio.net> 2023-02-27 00:07:24 +0100
commitd6086d3f075be0060ffc3fd0559bcf662dc09a98 (patch)
tree40144c41f30e4c267837283e588db9b2ff65cfad /src/peripheral
parent88c6f8637f4eccbb44f57be5bc10bcfc88fbb3c8 (diff)
downloadcortex-m-d6086d3f075be0060ffc3fd0559bcf662dc09a98.tar.gz
cortex-m-d6086d3f075be0060ffc3fd0559bcf662dc09a98.tar.zst
cortex-m-d6086d3f075be0060ffc3fd0559bcf662dc09a98.zip
nvic: do not require `&mut self` for `request`.
Diffstat (limited to 'src/peripheral')
-rw-r--r--src/peripheral/nvic.rs7
1 files changed, 3 insertions, 4 deletions
diff --git a/src/peripheral/nvic.rs b/src/peripheral/nvic.rs
index 067c1d9..fccd6a2 100644
--- a/src/peripheral/nvic.rs
+++ b/src/peripheral/nvic.rs
@@ -94,15 +94,14 @@ impl NVIC {
/// [`NVIC::pend`]: #method.pend
#[cfg(not(armv6m))]
#[inline]
- pub fn request<I>(&mut self, interrupt: I)
+ pub fn request<I>(interrupt: I)
where
I: InterruptNumber,
{
let nr = interrupt.number();
- unsafe {
- self.stir.write(u32::from(nr));
- }
+ // NOTE(ptr) this is a write to a stateless register
+ unsafe { (*Self::PTR).stir.write(u32::from(nr)) }
}
/// Disables `interrupt`